8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89130/130A Series

MB89131/P131/133A/P133A/135A/ MB89P135A/PV130A

DESCRIPTION


The MB89130/130A series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, an A/D converter, and external interrupts. The MB89130A series also include a remote control transmitting output and wake-up interrupt function.

* : F²MC stands for FUJITSU Flexible Microcontroller.

FEATURES

- F²MC-8L family CPU core
- Low-voltage operation (when an A/D converter is not used)
- Low current consumption (applicable to the dual-clock system)
- Minimum execution time : 0.95 μs at 4.2 MHz
- 21-bit timebase timer
- I/O ports : max. 36 ports
- External interrupt 1 : 3 channels
- External interrupt 2 (wake-up function) : 8 channels (only for the MB89130A series)
- 8-bit serial I/O : 1 channel



(Continued)

(Continued)

- 8/16-bit timer/counter : 1 channel
- 8-bit A/D converter : 4 channels
- Remote control transmitting frequency generator (for the MB89130A series only)
- Low-power consumption modes (stop, sleep, and watch mode)
- QFP-48 package, SH-DIP-48 package
- CMOS technology

■ PRODUCT LINEUP

Part number Item	MB89131	MB89133A	MB89135A	MB89P133A	MB89P131	
Classification	Mass-produced products (mask ROM products)			One-time PR	OM products	
ROM size	4 K × 8 bits (internal mask ROM) ROM)		16 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	4 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	
RAM size	128×8 bits		256×8 bits		128×8 bits	
CPU functions	The number of ins Instruction bit leng Instruction length Data bit length : Minimum execution Minimum interrupt	ith : : in time :	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.95 μs at 4.2 MHz 8.57 μs at 4.2 MHz			
Ports	Output ports (N-cł ports) : Output ports (CM0 I/O ports (CMOS) Total :	DS) :		as peripherals.) erve as peripherals orts also serve as.)		
8/16-bit timer/ counter	8-bit timer/counter \times 2 channels or a 16-bit event counter					
8-bit serial I/O	8 bits LSB/MSB first selectable					
8-bit A/D converter	8-bit resolution × 4 channels A/D conversion mode (minimum conversion time : 42 μs at 4.2 MHz) Sense mode (minimum conversion time : 11.4 μs at 4.2 MHz) Capable of continuous activation by an internal timer Reference voltage input					
External interrupt 1	3 independent channels (edge selection, interrupt vector, source flag) Rising/falling both edges selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.)					

Part number Item	MB89131	MB89133A	MB89135A	MB89P133A	MB89P131	
External interrupt 2 (wake-up function)		8 channe				
Remote control transmitting gener- ator	_	(Pulse width a				
Standby mode	Sleep, stop, and clock mode					
Process	CMOS					
Operating voltage*		the dual-clock option) 2.7 V to 6.0 V				

* : Varies with conditions such as the operating frequency. (See "■ ELECTRICAL CHARACTERISTICS".) (Continued)

(Continued)

Part number	MD90D425	MD90DV/420A				
Item	MB89P135	MB89PV130A				
Classification	One-time PROM products	Piggyback/evaluation product				
ROM size	16 K × 8 bits (internal PROM, to be programmed with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)				
RAM size	512 × 8 bits	1 K × 8 bits				
CPU functions	The number of instructions Instruction bit length Instruction length Data bit length Minimum execution time Minimum interrupt processing time	: 136 : 8 bits : 1 to 3 bytes : 1, 8, 16 bits : 0.95 μs at 4.2 MHz : 8.57 μs at 4.2 MHz				
Ports	Output ports (N-ch open-drain ports) Output ports (CMOS) I/O ports (CMOS) Total	 : 4 (All also serve as peripherals.) : 8 : 24 (8 ports also serve as peripherals. For MB89130A, 16 ports also serve as peripherals.) : 36 				
8/16-bit timer/ counter	8-bit timer/counter \times 2 channels or a 16-bit event counter					
8-bit serial I/O	8 bits LSB/MSB first selectable					
8-bit A/D converter	8-bit resolution × 4 channels A/D conversion mode (minimum conversion time : 42 μs at 4.2 MHz) Sense mode (minimum conversion time : 11.4 μs at 4.2 MHz) Capable of continuous activation by an internal timer Reference voltage input					
External interrupt 1	3 independent channels (selectable edge, interrupt vector, source flag) Rising/falling both edges selectable Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in the stop mode.)					
External interrupt 2 (wake-up function)	8 channels (only for level detection)					
Remote control transmitting frequency generator	1 channel (Pulse width and cycle selectable by program)					
Standby mode	Sleep, stop, a	nd clock mode				
Process	CN	NOS				
Operating voltage	2.7 V to 6.0 V	2.7 V to 6.0 V				
EPROM for use		MBM27C256A-20TVM				

Package	MB89131	MB89133A	MB89135A	MB89P133A	MB89P131
FPT-48P-M13	0	0	0	0	0
DIP-48P-M01	×	0	×	0	×
MQP-48C-P01	×	×	×	×	×

PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89P135A	MB89PV130A
FPT-48P-M13	0	×
DIP-48P-M01	×	×
MQP-48C-P01	×	0

 \bigcirc : Available, \times : Not available

DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) products, verify its differences from the product that will actually be used. Take particular care on the following points :

- The number of register banks available is different among the MB89131, MB89133A/135A and MB89P135A/ PV130A.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

• When operated at low speed, the product with an OTPROM will consume more current than the product with a mask ROM.

However, the same is current consumption in sleep/stop modes. (For more information, see "■ ELECTRICAL CHARACTERISTICS".)

• In the case of the MB89PV130A, added is the current consumed by the EPROM which is connected to the top socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary with product.


Before using options, check "■ MASK OPITONS".


Take particular care on the following point :

- P40 to P43 must be set to no pull-up resistor when an A/D converter is used.
- For MB89P135A, pull-up resistor option cannot be set for P40 to P43.
- Each option is fixed on the MB89PV130A.

■ PIN ASSIGNMENT







N.C. : Internally connected. Do not use.

■ PIN DESCRIPTION

Pin no.		D '	Circuit	E matter
SH-DIP*1	QFP ^{*2}	Pin name	type	Function
35	5	X0	А	Main clock crystal oscillator pins (max. 4.2 MHz)
36	6	X1	~	
38	8	X0A	В	Subclock crystal oscillator pins (32.768 kHz)
39	9	X1A	ם	
33	3	MOD0	С	Operation mode selecting pins
34	4	MOD1	0	Connect directly to Vss.
32	2	RST	D	Reset I/O pin This pin is of N-ch open-drain output type with pull-up re- sistor, and a hysteresis input type. The internal circuit is initialized by the input of "L". "L" is output from this pin by an internal reset source as a option.
16 to 9	34 to 27	P00 (INT20) to P07 (INT27)	I	General-purpose I/O ports On the MB89130A series, these ports also serve as an ex- ternal interrupt input. External interrupt inputs are of hysteresis input type.
8 to 2, 48	26 to 20, 18	P10 to P17	Е	General-purpose I/O ports
47 to 40	17 to 10	P20 to P27	G	General-purpose output ports
24	42	P30/SCK	F	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. This port is of hysteresis input type.
23	41	P31/SO	F	General-purpose I/O port Also serves as a 8-bit serial I/O data output. This port is of hysteresis input type.
22	40	P32/SI	F	General-purpose I/O port Also serves as a 8-bit serial I/O data input. This port is of hysteresis input type.
21	39	P33/EC/SCO	F	General-purpose I/O port Also serves as the external clock input for the 8-bit timer/counter. This port is of hysteresis input type. The system clock output is provided as an option.
20	38	P34/TO/INT0	F	General-purpose I/O port Also serve as the overflow output for the 8-bit timer/ counter and an external interrupt input. This port is of hys- teresis input type.
19, 18	37, 36	P35/INT1, P36/INT2	F	General-purpose I/O ports Also serves as an external interrupt input. These ports are of hysteresis input type.

*1 : DIP-48P-M01

*2 : FPT-48P-M13

(Continued)

(Continued)

Pin no.		Din nome	Circuit	Function
SH-DIP ^{∗1}	QFP ^{*2}	Pin name type		Function
17	35	P37/BZ/ (RCO)	F	General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type. On the MB89130A series, this port also serves as a remote control output.
30 to 27	48 to 45	P40/AN0 to P43/AN3	Н	N-ch open-drain output ports Also serve as an analog input for the A/D converter.
37	7	Vcc		Power supply pin
1	19	Vss		Power supply (GND) pin
31	1	AVcc		A/D converter power supply pin Use this pin at the same voltage as Vcc.
26	44	AVR	_	A/D converter reference voltage input pin
25	43	AVss		A/D converter power supply pin Use this pin at the same voltage as Vss.


*1 : DIP-48P-M01

*2 : FPT-48P-M13


Pin no.	Pin name	I/O	Function
49	Vpp	0	"H" level output pin
50 51 52 53 54 55 58 59 60	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
61 62 63	01 02 03	I	Data input pins
64	Vss	0	Power supply (GND) pin
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
71	A10	0	Address output pin
73	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins
80	Vcc	0	EPROM power supply pin
56 57 72 74	N.C.		Internally connected pins Be sure to leave them open.

• External EPROM pins (MB89PV130A only)

■ I/O CIRCUIT TYPE



(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D Converter

Connect to be AVcc = Vcc and AVss = AVR = Vss even if the A/D converter are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V_{CC} power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

7. Turning on the supply voltage (only for the MB89P135A)

Power on sharply up to the option enabling voltage (2 V) within 13 clock cycles after starting of oscillation.

■ PROGRAMMING TO THE EPROM ON THE MB89P131


The MB89P131 is an OTPROM version of the MB89131.

1. Features

- 4-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P131 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000^H to 7FFF^H (note that addresses F000^H to FFFF^H while operating as a single chip correspond to 7000^H to 7FFF^H in EPROM mode).
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P133A


The MB89P133A is an OTPROM version of the MP89133A.

1. Features

- 8-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P133A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 6000_H to 7FFF_H (note that addresses E000_H to FFFF_H while operating as a single chip correspond to 6000_H to 7FFF_H in EPROM mode).
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P135A


The MB89P135A is an OTPROM version of the MB89133A/135A.

1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P135A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000^H to 7FFF^H (note that addresses C000^H to FFFF^H while operating as a single chip correspond to 4000^H to 7FFF^H in EPROM mode).
- (3) Load option data into the EPROM programmer at 3FF0_H to 3FF6_H.
- (4) Program with the EPROM programmer.

4. Setting OTPROM Options (MB89P135A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map :

• OTPROM option bit map


Ad- dress	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Vacancy	Vacancy	Vacancy	Vacancy Clock mode selection Reset pin		Power-on	Oscillation stabilization time	
3FF0н	Readable and writable	Readable and writable	Readable and writable	1 : Single clock 0 : Dual clock	output 1 : Yes 0 : No	reset 1 : Yes 0 : No	00 : 2²/Fсн 01 : 2¹²/Fсн	10 : 2 ¹⁶ /Fсн 11 : 2 ¹⁸ /Fсн
3FF1н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pul-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes
	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No
3FF2н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1 : No	1 : No	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes
	0 : Yes	0 : Yes	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No
3FF3⊦	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes	1 : Yes
	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No	0 : No
3FF4н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	and	and	and	and	and	and	and	and
	writable	writable	writable	writable	writable	writable	writable	writable
3FF5н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	and	and	and	and	and	and	and	and
	writable	writable	writable	writable	writable	writable	writable	writable
3FF6н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	and	and	and	and	and	and	and	and
	writable	writable	writable	writable	writable	writable	writable	writable

Note : Each bit is set to '1' as the initialized value, therefore the pull-up option is selected.

■ HANDLING THE MB89P131/P133A/P135A

1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.



2. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

3. EPROM Programmer Socket Adapter

Part no.	Package	Compatible socket adapter Sun Hayato Co., Ltd.	Recommended programmer manufacturer and programmer name Minato Electronics Inc. 1890A
MB89P131PF			Recommended
MB89P133APFM	QFP-48	ROM-48QF2-28DP-8L	—
MB89P133AP	SH-DIP-48	ROM-48SD-28DP-8L2	—

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403 FAX (81) -3-5396-9106

> Minato Electronics Inc. : TEL : USA (1) -916-348-6066 JAPAN (81) -45-591-5611

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sun Hayato Co., Ltd.) listed below :

Package	Socket adapter part number
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403 FAX (81) -3-5396-9106

3. Memory Space


Memory space in each mode, such as 32-Kbyte PROM is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program with the EPROM programmer.

BLOCK DIAGRAM



CPU CORE

1. Memory Space


The microcontrollers of the MB89130/130A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89130/130A series is structured as illustrated below.

	//B89P131 MB89131		MB89P133A MB89133A		MB89135A		MB89P135A		MB89PV1304
0000н		0000н		0000н		0000н		0000н	
007Fн 00C0н	I/O Vacancy	007Fн 0080н	I/O	007Fн 0080н	I/O	007 F н 0080н	I/O	007Fн 0080н	I/O
00000	RAM 128 B	000011	RAM 256 B	000011	RAM 256 B	000011	RAM 512 B	000011	RAM 1 KB
0100н	egister	00FFн 0100н		00FFн 0100н		00FFн 0100н		00FFн 0100н	
013Fн 0140н		017Fн	Register	017Fн	Register		Register		Register
		0180н		0180н		01FFн 0200н		01FFн 0200н	
						027Fн 0280н			
	Vacancy		Vacancy		Vacancy		Vacancy	047Fн 0480н	
				BFFFн C000н		BFFFH		7FFFн 8000н	Vacancy
EFFFн F000н		DFFFн E000н	ROM	COUCH	ROM 16 KB	С000н	ROM 16 KB		External ROM 32 KB
FFFFH	ROM 4 KB	FFFFH	8 KB	FFFFH		FFFFH		FFFFH	


2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following registers are provided :


Program counter (PC) :	A 16-bit register for indicating the instruction storage positions.
Accumulator (A) :	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T) :	A 16-bit register which is used for arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX) :	A 16-bit register for index modification
Extra pointer (EP) :	A 16-bit pointer for indicating a memory address
Stack pointer (SP) :	A 16-bit pointer for indicating a stack area
Program status (PS) :	A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

- H-flag : Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		t
1	0	2	Ļ
1	1	3	Low


- N-flag : Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.
- Z-flag : Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.

Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided :

General-purpose registers : An 8-bit resister for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89131/P131 and a total of 16 banks can be used on the MB89133A/P133A/135A and a total of 32 banks can be used on the MB89P135A/PV130A. The bank currently in use is indicated by the register bank pointer (RP).



I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBTC	Timebase timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0 F н	(R/W)	BZCR	Buzzer register
10н		·	Vacancy
11н			Vacancy
12н	(R/W)	SCGC	Peripheral control clock register
13н			Vacancy
14 H	(R/W)	RCR1	Remote control transmitting control register 1*
15н	(R/W)	RCR2	Remote control transmitting control register 2*
16 н			Vacancy
17 н			Vacancy
18 н	(R/W)	T2CR	Timer 2 control register
19 H	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2DR	Timer 2 data register
1Bн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Eн			Vacancy
1Fн			Vacancy

(Continued)

(R/W)		-
. ,	ADC1	A/D converter control register 1
(R/W)	ADC2	A/D converter control register 2
(R/W)	ADCD	A/D converter data register
(R/W)	EIC1	External interrupt 1 control register 1
(R/W)	EIC2	External interrupt 1 control register 2
	•	Vacancy
		Vacancy
(R/W)	EIE2	External interrupt 2 enable register*
(R/W)	EIF2	External interrupt 2 flag register*
		Vacancy
(W)	ILR1	Interrupt level setting register 1
(W)	ILR2	Interrupt level setting register 2
(W)	ILR3	Interrupt level setting register 3
	(R/W) (R/W) (R/W) (R/W) (R/W) (W) (W)	(R/W) EIC1 (R/W) EIC2 (R/W) EIE2 (R/W) EIF2 (R/W) ILR1 (W) ILR2

*: Only for the MB89130A series

Note : Do not use vacancies.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Perometer	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 7.2	V	*
	AVR	$V_{\text{SS}} - 0.3$	Vss + 7.2	V	AVR must not exceed V _{cc} + 0.3 V
Program voltage	Vpp	Vss - 0.6	Vss + 13.0	V	Only for the MB89P131/P133A/ P135A
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	$V_{\text{SS}} - 0.3$	Vcc + 0.3	V	
"L" level maximum output current	IOL		10	mA	
"L" level average output current	Iolav	_	4	mA	Average value (operating current \times operating rate)
"L" level total maximum output cur- rent	ΣΙοι	_	100	mA	
"L" level total average output cur- rent	ΣΙοιαν		20	mA	Average value (operating current \times operating rate)
"H" level maximum output current	Іон	_	-10	mA	
"H" level average output current	Іонач		-2	mA	Average value (operating current \times operating rate)
"H" level total maximum output cur- rent	ΣІон	_	-30	mA	
"H" level total average output cur- rent	ΣΙοήαν		-10	mA	Average value (operating current \times operating rate)
Power consumption	PD		200	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*: Use AVcc and Vcc set to the same voltage.

Take care so that AV $_{\rm CC}$ does not exceed V $_{\rm CC},$ such as when power is turned on.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks		
Farameter	Symbol	Min.	Max.	Unit	Rendres		
		2.2*	6.0*	V	Normal operation assurance range* MB89131/133A/135A		
Power supply voltage	Vcc AVcc	2.7*	6.0*	V	Normal operation assurance range* MB89P131/P133A/135A/PV130A		
		1.5	6.0	V	Retains the RAM state in the stop mode		
	AVR	2.0	AVcc	V			
Operating temperature	TA	-40	+85	°C			

* : These values vary with the operating frequencies and the analog assurance range. See Figure 1 and 2, and "5. A/D Converter Electrical Characteristics."






Figure 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of 4/F_{CH}. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

Deservator	Sym-	Dim			Value		,	-40 °C to +85 °C
Parameter	bol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vін	P00 to P07, P10 to P17		0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vінs	RST, P30 to P37, INT20 to INT27		0.8 Vcc		Vcc + 3.0	V	INT20 to INT27 are available only for the MB89130A se- ries.
	Vı∟	P00 to P07, P10 to P17		V _{SS} – 0.3		0.3 Vcc	V	
"L" level input voltage	Vils	RST, P30 to P37 INT20 to INT27		V _{SS} – 0.3		0.2 Vcc	V	INT20 to INT27 are available only for the MB89130A se- ries.
Open-drain output pin applied voltage	VD	P40 to P43		V _{cc} – 0.3		Vcc + 0.3	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37	Іон = -2.0 mA	2.4		_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	lo∟ = 1.8 mA	_		0.4	V	
	Vol2	RST	IoL = 4.0 mA		_	0.6	V	
Input leakage current (Hi-z output leakage current)	IL11	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, MOD0, MOD1	0.0 V < Vı < Vcc	_		±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P43, RST	VI = 0.0 V	25	50	100	kΩ	

(AVcc = Vcc = +5.0 V, AVss = Vss = 0.0 V, $T_A = -40 \text{ }^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)

(Continued)

(Continued)

	Sym-			- 10.0 V,	Value	33 - 0.0		-40 °C to +85 °C)
Parameter	bol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	lee.		Fсн = 4.00 MHz Vcc = 5.0 V	_	4	7	mA	MB89131/ 133A/135A
	Icc1		$v_{\rm CC} = 5.0 \text{ v}$ $t_{\rm inst}^{*2} = 1.0 \ \mu \text{s}$		6	10	mA	MB89P131/ P133A/P135A
	Iccs1		$\label{eq:Fch} \begin{array}{l} F_{CH} = 4.00 \text{ MHz} \\ V_{CC} = 5.0 \text{ V} \\ t_{inst}^{\star 2} = 1.0 \ \mu\text{s} \\ \text{Main clock sleep} \\ \text{mode} \end{array}$	_	2	5	mA	
	FcL = 32.7	$F_{CL} = 32.768 \text{ kHz}$		50	100	μA	MB89131/ 133A/135A	
	ICCL		Subclock mode		1	3	mA	MB89P131/ P133A/P135A
	Iccls	Vcc (External clock opera- tion)	$\label{eq:Fcl} \begin{array}{l} F_{CL} = 32.768 \ \text{kHz} \\ V_{CC} = 3.0 \ V \\ \textbf{Subclock sleep} \\ \textbf{mode} \end{array}$	_	25	50	μA	
Power supply current ^{*1}	Ісст		F _{CL} = 32.768 kHz V _{CC} = 3.0 V • Watch mode • Main clock stop mode in dual- clock system			15	μΑ	
	Іссн		T _A = +25 °C • Subclock stop mode • Main clock stop mode in single- clock system			1	μΑ	
	IA	AVcc	$F_{CH} = 4 \text{ MHz},$ when A/D conversion is op- erating	_	1	3	mA	
	Іан	AVcc	$F_{CH} = 4 \text{ MHz},$ $T_A = +25 ^{\circ}\text{C},$ when A/D conversion is not operating			1	μΑ	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		10		pF	

 $(AV_{CC} = V_{CC} = +5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

*1 : The power supply current is measured at the external clock.

*2 : For information on tinst, see " (4) Instruction Cycle" in "4. AC Characteristics."


4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Condition	Valu	e	Unit	Remarks
Farameter	Symbol	Condition	Min.	Max.	Onit	Remarks
RST "L" pulse width	tzlzн		48 t нсү∟*		ns	

*: they is the oscillation cycle (1/Fch) to input to the X0 pin.




(2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Paramotor	Parameter Symbol Condition Value Ur		Unit	Remarks			
Farameter	Symbol	Condition	Min.	Max.	Unit	Rellarks	
Power supply rising time	t _R			50	ms	Power-on reset function only	
Power supply cut-off time	toff		1		ms	Due to repeated operations	

Note : Make sure that power supply rises within the oscillation stabilization time selected. For example, when the main clock is operating at 3 MHz (FcH) and the oscillation stabilization time selecting option has been set to 2¹²/FcH, the oscillation stabilization time is 1.4 ms. Therefore, the maximum value of power supply rising time is about 1.4 ms.


Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin		Value		Unit	Remarks	
Falameter			Min.	Тур.	Max.	Unit	Nemarks	
Input clock frequency	Fсн	X0, X1	1	_	4.2	MHz	Main clock	
Input clock nequency	Fc∟	X0A, X1A		32.768		kHz	Subclock	
Clock cycle time	t HCYL	X0, X1	238	_	1000	ns	Main clock	
	t LCYL	X0A, X1A		30.5		μs	Subclock	
Input clock pulse width	Pwh1 Pw∟1	X0	30	_		ns	External clock	
Input clock rising/falling time	tcr1 tcF1	X0			24	ns	External clock	






(4) Instruction Cycle

Parameter	Symbol	Value	Unit	Remarks	
Instruction cycle (minimum execution time)	tinst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F _{CH}) t_{inst} = 1.0 µs when operating a F _{CH} = 4 MHz	
		2/Fc∟		$t_{\text{inst}} = 61.036~\mu s$ when operating at $F_{\text{CL}} = 32.768~\text{kHz}$	

(5) Recommended Resonator Manufacturers


• Sample Application of Piezoelectric Resonator (FAR Family) for Main Clock Oscillation Circuit



FAR part number*1 (built-in capacitor type)	Frequency (MHz)	Dumping resistor	Initial deviation of FAR frequency (T _A = +25 °C)	Temperature characteristics of FAR frequency (T _A =-20 °C to +60 °C)	Loading capacitors* ²
FAR-C4CC-02000-L00	2.00	1000 Ω	±0.5%	±0.5%	-
		510 Ω	±0.5%	±0.5%	
FAR-C4□C-02000-□20			±0.5%	±0.5%	
FAR-C4□A-03000-□20	3.00	1 kΩ	±0.5%	±0.5%	
FAR-C4□A-04000-□01	4.00	750 Ω	±0.5%	±0.5%	Built-in
FAR-C4□A-04000-□21			±0.5%	±0.5%	
FAR-C4CB-04000-M00			±0.5%	±0.5%	
FAR-C4□B-04000-□00			±0.5%	±0.5%	
FAR-C4□B-04194-□00			±0.5%	±0.5%	
Inquiry : FUJITSU MEDIA	DEVICES LI	MITED			

Sample Application	n of Ceramic Resonato x_0 x_1 \downarrow R \downarrow R \downarrow R \downarrow $C1$ $C2$ 777	r for Main Clock Os	scillation Cire	cuit	
Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
Kyocera Corporation	KBR-4.0MKS	4.00	33	33	Not required
Matsushita Electronic Components Co,. Ltd.	EFOV4004B	4.00	33 (Built-in)	33 (Built-in)	1.5 kΩ
	CSBF1000J	1.00	100	100	6.8 kΩ
	CSA4.00MG		30	30	Not required
	CST4.00MGW		Built-in	Built-in	Not required
	CSA4.00MGU		30	30	Not required
Murata Mfg. Co., Ltd.	CST4.00MGWU	4.00	Built-in	Built-in	Not required
	CSA4.00MGU040	4.00	100	100	Not required
	CST4.00MGWU040		Built-in	Built-in	Not required
	CSTCS4.00MG		Built-in	Built-in	Not required
	CSTCS4.00MGWOC5		Built-in	Built-in	Not required
	001004.0010070003				

Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
	CSA3.00MG040	0.00	100	100	Not required
	CST3.00MGW040	3.00	Built-in	Built-in	Not required
	CSA4.00MG		30	30	Not required
	CSA4.00MGU		30	30	Not required
Murata Mfg. Co., Ltd.	CST4.00MGWU	1.00	Built-in	Built-in	Not required
	CSA4.00MGU040	4.00	100	100	Not required
	CST4.00MGWU040		Built-in	Built-in	Not required
	CSTCS4.00MG		Built-in	Built-in	Not required
Asian Sa Matsushita • North Am Panasor • Canada Matsush • Europe Panasor Panasor • Asia Panasor Murata Mg • Murata E • Murata E • Murata E TDK Corpo • TDK Corpo • TDK Elec Compon • TDK Sing	ita Electric of Canada Ltd ita Electric of Canada Ltd nic Industrial Europe (Con nic Industrial Europe (Nlec nic Industry of Asia, Comp g. Co., Ltd. lectronics North America, urope Management Gmb lectronics Singapore (Pte pration poration of America Regional Office : TEL 1-7 ctronics Europe GmbH ents Division : TEL 49-21 gapore (PTE) Ltd. : TEL 6 ugkong Co., Ltd. : TEL 852	Co., Ltd. 201-348-7000 . : TEL 905-238-2436 tinental) : TEL 49-40 derlassung Munchen) pany : TEL 65-299-84 Inc. : TEL 1-404-436 H : TEL 49-911-6687 .) Ltd. : TEL 65-758-4 708-803-6100 02-9450 5-273-5022 2-736-2238)-8549-2048) : TEL 49-8 00 6-1300 ′0		0



Inquiry : SII


- Seiko Instruments Inc. (Japan) : TEL 81-43-211-1219
- Seiko Instruments U.S.A. Inc. : TEL 310-517-7770
- Seiko Instruments GmbH : TEL 49-6102-297-122

(6) Serial I/O Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Faianielei	Symbol	ГШ	Condition	Min.	Min. Max.		Itellia KS
Serial clock cycle time	tscyc	SCK		2 tinst*		μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	Internal shift	-200	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK	clock mode	200	_	ns	
$SCK \uparrow \to valid \; SI \; hold \; time$	t shix	SCK, SI		200		ns	
Serial clock "H" pulse width	t shsl	SCK		1 t _{inst} *		μs	
Serial clock "L" pulse width	t slsh	SUN		1 tinst*	_	μs	
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK		200		ns	
$SCK \uparrow \to valid \; SI \; hold \; time$	tsнix	SCK, SI]	200		ns	


*: For information on tinst, see "(4) Instruction Cycle."



(7) Peripheral Input Timing

	($Vcc = +5.0 V \pm$	10%, AVss =	Vss = 0.0	V, $T_A = $	–40 °C	C to +85 °C)	
Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks	
Farameter			Condition	Min.	Max.	Unit	Nemarks	
Peripheral input "H" level pulse width 1	tilih1	EC,		2 tinst*		μs		
Peripheral input "L" level pulse width 1	tıнı∟1	INT0 to INT2		2 tinst*		μs		

*: For information on tinst, see " (4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

(AVcc = Vcc = +3.5 V to +6.0 V, FcH = 3 MHz, AVss = Vss = 0.0 V, TA = -40 °C to +85 °C)

Parameter	Symbol	Pin	Condition		Value		Unit	Re-			
Parameter	Symbol	Pin	Min.		Тур.	Max.	Unit	marks			
Resolution			AVR = AVcc = 5.0 V	—		8	bit				
Total error	_					±1.5	LSB				
Linearity error						±1.0	LSB				
Differential linearity error						±0.9	LSB				
Zero transition voltage	Vот		AVR = AVcc	AVss – 1.0 LSB	AVss + 0.5 LSB	AVss + 2.0 LSB	mV	1LSB =			
Full-scale transition voltage	Vfst	—		AVR – 3.0 LSB	AVR – 1.5 LSB	AVR	mV	AVR/256			
Interchannel disparity				_	_	0.5	LSB				
A/D mode conversion time]				44 t _{inst} *		μs				
Sense mode conversion time								12 t _{inst} *		μs	
Analog port input current	Iain	AN0] —			10	μA				
Analog input voltage	_	to AN3		0		AVR	V				
Reference voltage				2.0		AVcc	V				
Reference voltage supply current	IR	AVR	AVR = AVcc = 5.0 V, when A/D conversion is operating		100	300	μA				
	Irh		AVR = AVcc = 5.0 V, when A/D conversion is not operating			1	μΑ				

* : For information on t_{inst}, see " (4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter.


When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

 Linearity error (unit : LSB) The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics

Differential linearity error (unit : LSB)
 The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit : LSB)

The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The A/D converter used for the MB89130/130A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1 μ F for the analog input pin.




• Error


The smaller the | AVR - AVss |, the greater the error would become relatively.

(2) "H" Level Output Voltage


EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage











■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch Others

Table 1 lists symbols used for notation of instructions.

Table 4	Instruction	Cumple ala
Table 1	Instruction	Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
Columns	s indicate the following:

Columns indicate the following: Mnemonic: Assembler notation of an instruction

The number of instructions ~:

#: The number of bytes

Operation: Operation of an instruction

- TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: • "-" indicates no change.

 - dH is the 8 upper bits of operation description data.
 - AL and AH must become the contents of AL and AH prior to the instruction executed.
 - 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

- OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
 - Example: 48 to $4F \leftarrow$ This indicates $48, 49, \dots 4F$.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	45 46 61 47 48 to 4F 04 05 06 60 92
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	61 47 48 to 4F 04 05 06 60
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	47 48 to 4F 04 05 06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	48 to 4F 04 05 06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	04 05 06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	04 05 06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	06 60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	60
MOV A, @A31 $(A) \leftarrow ((A))$ AL++MOV A, @EP31 $(A) \leftarrow ((EP))$ AL++MOV A, Ri31 $(A) \leftarrow (Ri)$ AL++MOV dir,#d843 $(dir) \leftarrow d8$	
MOV A, @EP 3 1 $(A) \leftarrow ((EP))$ AL - - ++ MOV A, Ri 3 1 $(A) \leftarrow (Ri)$ AL - - ++ MOV dir,#d8 4 3 $(dir) \leftarrow d8$ - - - -	97
MOV A, Ri 3 1 $(A) \leftarrow (Ri)$ AL - - ++ MOV dir, #d8 4 3 (dir) \leftarrow d8 - - - - -	07
MOV dir,#d8 4 3 (dir) \leftarrow d8 - - - - -	08 to 0F
	85
	86
	80 87
	88 to 8F
$\begin{array}{ c c c c c c c c } MOVW & dir, A & 4 & 2 & (dir) \leftarrow (AH), (dir + 1) \leftarrow (AL) & - & - & - & - & - & - & - & - & - & $	D5
$MOVW @IX + off, A = 5 = 2 = ((IX) + off) \leftarrow (AH), \qquad $	D6
$((IX) + off + 1) \leftarrow (AL)$	
MOVW ext, A 5 3 (ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)	D4
MOVW @EP,A 4 1 ((EP)) \leftarrow (AH),((EP) + 1) \leftarrow (AL)	D7
$ MOVW EP,A 2 1 (EP) \leftarrow (A) - - - - - - - - - $	E3
$MOVW A, #d16 \qquad 3 3 (A) \leftarrow d16 \qquad AL AH dH ++ $	E4
$ MOVW A, dir \qquad 4 2 (AH) \leftarrow (dir), (AL) \leftarrow (dir + 1) \qquad AL AH dH + + $	C5
$ MOVWA,@IX+off 5 2 (AH) \leftarrow ((IX)+off), AL AH dH ++ $	C6
$(AL) \leftarrow ((IX) + off + 1)$	
MOVW A, ext $5 \ 3 \ (AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$ $AL \ AH \ dH \ + +$	C4
$MOVWA,@A$ $4 1 (AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1 AL AH dH + + AL AH AH dH AH AH AH AH AH$	93
$MOVWA, @EP$ 4 1 $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$ AL AH dH ++	C7
$ MOVW _{A,EP} 2 1 (A) \leftarrow (EP) $	F3
MOVW EP,#d16 3 3 (EP) ← d16 - - - - - -	E7
MOVW IX, A 2 1 (IX) \leftarrow (A) - - - - - - - - -	E2
$MOVW A, IX \qquad 2 \qquad 1 \qquad (A) \leftarrow (IX) \qquad - \qquad - \qquad dH \qquad$	 F2
MOVW SP,A $2 \mid 1 \mid (SP) \leftarrow (A)$ $- \mid - $	E1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	F1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	82
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	83
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	E6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	70
	70
	E5
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	10 4 9 40 4 5
	A8 to AF
CLRB dir: b 4 2 (dir): $b \leftarrow 0$	A0 to A7
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	42
XCHW A,T31 $(A) \leftrightarrow (T)$ ALAHdH $$	43
XCHW A,EP31 $(A) \leftrightarrow (EP)$ $ dH$ $$	F7
XCHW A,IX31 $(A) \leftrightarrow (IX)$ $ dH$ $$	F6
XCHW A,SP31 $(A) \leftrightarrow (SP)$ $ dH$ $$	F5
$ MOVW A,PC 2 1 (A) \leftarrow (PC) - - dH $	F0

 Table 2
 Transfer Instructions (48 instructions)

Note: During byte transfer to A, $T \leftarrow A$ is restricted to low bytes.

Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	тн	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	-	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	—	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	—	—	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	—	—	—	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	—	—	—	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	—	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	—	—	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	—	—	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	-	-	+ + + +	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	-	-	+ + + +	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	-	-	+ + + +	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	-	-	+ + + +	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	-	dH	+ + + +	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	-	-	+ + + +	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	-	-	+ + + -	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	_	-	-		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	-	-		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	-	dH	+ +	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	_	-	-	+ + + -	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	—	—		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	—	—		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	—	dH	+ +	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	—	—	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	—	-	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	—	-	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	—	-	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	—	-	—	++++	12
CMPW A	3	1	(T) – (A)	—	-	-	+ + + +	13
RORC A	2	1	ightarrow m C ightarrow m A —	-	-	-	+ + - +	03
ROLC A	2	1	$-C \leftarrow A \leftarrow$	_	_	_	+ + - +	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) - (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) - ((EP))	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) - (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	_	_	++R-	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	_	_	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	_	_	_	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	_	_	_	++R-	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	_	_	++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land (B)$	_	_	_	++R-	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65
	5	-						

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	-	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) - d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	_	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

Table 4	Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	-	-	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5	Other	Instructions	(9	instructions)
---------	-------	--------------	----	--------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	-		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		—	_	_		80
SETI	1	1		—	—	Ι		90

■ INSTRUCTION MAP

Ξ	0	-	2	ε	4	a	9	7	œ	6	٨	æ	υ	٥	ш	Ŀ	
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECWA	JMP @A	MOVW A,PC	
	MULU A	DIVU A	JMP addr16	CALL addr16	XI MHSNJ	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW	DECW SP	MOVW SP,A	MOVW A,SP	
2	ROLC	CMP A	ADDC A	subc A	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECW	MOVW IX,A	MOVW A,IX	
e	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A, T	XORW A	ANDW	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW	DECW EP	MOVW EP,A	MOVW A,EP	
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC	
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC I A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP;#d16	XCHW A,SP	
9	MOV A,@IX +d	CMP A,@IX +d	ADDC A,@IX +d	SUBC A,@IX +d	MOV @IX +d,A	XOR A,@IX +d	AND A,@IX +d	OR A,@IX +d	MOV @IX +d,#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOW A,@IX +d	MOVW @IX +d,A	MOVW IX,#d16	XCHW A,IX	
2	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP;#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP	
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel	
6	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel	
۲	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel	
в	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel	
υ	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel	
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel	
ш	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel	
ш	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel	

■ MASK OPTIONS

No.	Part number	MB89131	MB89133A MB89135A	MB89P131 MB89P133A
NO.	Specifying procedure	Specify when ordering masking	Specify when ordering masking	Specify when ordering masking
1	Pull-up resistors •P00 to P07, P10 to P17, •P30 to P37, P40 to P43	Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.)	Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.)	Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.)
2	Power-on reset •Power-on reset provided •No power-on reset	Selectable	Selectable	Selectable
3	Selection of oscillation stabilization time •The oscillation stabilization time ini- tial value is selectable from 4 types given below. 0 : Oscillation stabilization 2 ² /F _{CH} 1 : Oscillation stabilization 2 ¹² /F _{CH} 2 : Oscillation stabilization 2 ¹⁶ /F _{CH} 3 : Oscillation stabilization 2 ¹⁸ /F _{CH}	Selectable	Selectable	Selectable
4	Reset pin output •Reset output enabled •Reset output disabled	Selectable	Selectable	Selectable
5	Clock mode selection •Single-clock mode •Dual-clock mode	Selectable	Selectable	Selectable
6	Selection of oscillation circuit type •Crystal or ceramic oscillation type •External clock input type	Selectable	Selectable	Not required ^{*1}
7	Peripheral control clock output func- tion ^{*2} •Not used •Used	Selectable	Not required ^{*3}	Not required ^{*3}

*1 : Both external clock and oscillation resonator can be used on the OTPROM product.

*2 : "Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

*3 : The peripheral control clock output function can be used only by software.

No.	Part number	MB89P135A	MB89PV130A
NO.	Specifying procedure	Set with EPROM programmer	Setting not possible
1	Pull-up resistors	Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option.)	All pins fixed to no pull-up resis- tor option
2	Power-on reset •Power-on reset provided •No power-on reset	Selectable	Power-on reset provided
3	Selection of oscillation stabilization wait time •The oscillation stabilization time ini- tial value is selectable from 4 types given below. 0 : Oscillation stabilization 2 ² /F _{CH} 1 : Oscillation stabilization 2 ¹² /F _{CH} 2 : Oscillation stabilization 2 ¹⁶ /F _{CH} 3 : Oscillation stabilization 2 ¹⁸ /F _{CH}	Selectable	Oscillation stabilization 2 ¹⁸ /Fсн
4	Reset pin output •Reset output enabled •Reset output disabled	Selectable	Reset output enabled
5	Selection of clock mode selection •Single-clock mode •Dual-clock mode	Selectable	Dual-clock mode
6	Selection of oscillation circuit type •Crystal or ceramic oscillation type •External clock input type	Not required ^{*1}	Not required ^{*1}
7	Peripheral control clock output func- tion ^{*2} •Not used •Used	Not required ^{*3}	Not required ^{*3}

*1 : Both external clock and oscillation resonator can be used.

*2 : "Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

*3 : The peripheral control clock output function can be used only by software.


■ MB89P131/P133A STANDARD OPTIONS


No.	Product option	MB89P131-101	MB89P133A-201
1	Pull-up resistor	Not provided for any port	Not provided for any port
2	Power-on reset	Provided	Provided
3	Selection of oscillation stabiliza- tion time	2: Oscillation stabilization 2 ¹⁶ /Fсн	2 : Oscillation stabilization 2 ¹⁶ /Fсн
4	Reset pin output	Enabled	Disabled
5	Selection of clock mode	Dual-clock mode	Dual-clock mode


ORDERING INFORMATION

Part number	Package	Remarks
MB89131PFM MB89133APFM MB89135APFM MB89P131PFM-101 MB89P133APFM-201 MB89P135APFM	48-pin Plastic QFP (FPT-48P-M13)	
MB89133AP MB89P133AP-201	48-pin Plastic SH-DIP (DIP-48P-M01)	
MB89PV130ACF-ES	48-pin Ceramic MQFP (MQP-48C-P01)	

■ PACKAGE DIMENSION







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0008 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.